Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

noc:network on chip in vlsi.

Status
Not open for further replies.

kanti_pushpa

Newbie level 4
Joined
Mar 24, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
noc in soc

why we go for noc in soc.?
what are the draw back that we find in soc ,which makes us to move for noc.
 

Although certain disadvantages are overcome by using a crossbar instead of a bus, this architecture also does not scale. Using dedicated links between cores is optimal for latency, bandwidth allocation and power usage. Moreover, such direct connections are simple to design, configure and verify. However, for a fully-connected topology, this solution is not cost-effective, since the cost measured in terms of the number of links (or area size) increases quickly with the number of cores,
Although hybrid solutions, e.g. combining buses and point-to-point links, may resolve some of the previous problems, they suffer from scalability problems when implemented on large SoCs. Another major drawback of this approach is that whenever a SoC is developed, the communication protocol is designed from scratch according to the specific SoC requirements.

pmat
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top