Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to reduce phase noise(thermal noise)

Status
Not open for further replies.
K

khsung

Newbie level 3
Joined
Aug 29, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,313
how to reduce phase noise

I am designing a VCO using the voltage-to-current converter as shown in the Fig.13 of "A PLL Clock generator with 5 to 110MHz of lock range for microprocessors" JSSC. 1992 Nov.

Phase noise simulation(PSS, Pnoise) results shows the main noise source is the voltage-to-current converter NMOS and PMOS(drain-source resistance thermal noise).

how can I reduce the phase noise?

Thank you.
 

reduce phase noise

one way is to increase the current through the VCO. But it will increase the consumption. U have to do trade off between these two parameters
 

To reduce the phase noise, either you increase the quality factor of the coils used ,or you can increase the output power .Increasing the output voltage by factor of N invreases he carrier power by N^2 while the noise power increases by N leading to better noise performance .

You can refer to "RF Microelectronics" by Razavi for more information chapter 7 pages from 220 to 225 .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top