Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
most important con of SRAM based FPGA:- need to be programmed on power up, each time, unless its got some other device to program it on power up automatically from some PROM or some thing.
most important pro of SRAM based FPGA:- Fast and low power programmabilty, Less space for storing config data
most important pro of Flash based FPGA:- Will retain the config data even after power down.
most important con of Flash based FPGA:- Design need to be secured, to prevent copying. Loss of chip area for allocation of Flash, Power needed to program and re program the Flash in case of EEPROM flash.
1. Yes
2. Until the flash device can no longer be erased. Read the flash device specification to find the manufactures maximum number of programming cycles.
3. Again look at the manufactures documentation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
