Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

calibration of pipeline ADC

Status
Not open for further replies.
C

caosl

Advanced Member level 4
Joined
Mar 26, 2006
Messages
114
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
1,969
hi,guys
I am confused that why makes addtion of alll stages' digital output can correct the error such as comparator's offset introduced. Expecting your comments, thank you very much.

san
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top