I urgently require the verilog code for a 8 bit Shift Register in a single Slice.,

I can design normal shift registers, in 5 slices, but I want it in 1 or 2 CLBs,

I Don't want code generated through IPCoreGen, i want the complete code.,

Please if someone can give me the code or can tell me how to optimize it atleast it will be great