Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It actually depends on the ckt you use.
For e.g. if you have parasitic/stray capacitance in the inverting terminal of the input of an amp, there will be phase margin degradation when in feedback caused by the feedback parasitic pole.
If in a comparator or other such circuitry, you'll cause a delayed response at the output depending on the source impedance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
