Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Check my duty cycle corrector design idea

Status
Not open for further replies.
zhangseong

zhangseong

Member level 2
Joined
Sep 22, 2006
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,563
my design is to replace PLL to get a 50% duty cycle....my design include a gilbert cell as a frequency multiplier follow by a frequency divider(divide by 2 -D flip-flop)

jitter problem for input is ignored...my input is just a pulse wave(~48Mhz) so phase lock i ignore

my question is .. is this simple design will be succcesfull?
is this combination of gilbert cell and D-flip flop will get 50% duty cycle output?

##i can get frequency doubled using gilbert cell
##i can get a 50% divided output after D flip flop
##i have not combine the 2 things
 

Re: duty cycle corrector

i found a D flip flop divider circuit



is the right side circuit a complete D-flip flop ?
what should i put for clock and D input?
i use pspice, using pulsewave for both input seem not working as divider

help please..thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top