Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for layout of test structures

Status
Not open for further replies.

bjerkely

Member level 4
Joined
May 26, 2004
Messages
72
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Turkiye
Activity points
589
I need some layout examples for testing purpose.

I have to design some caps, transistors etc. and then I want to measure some parameters like contact resistance, carrier mobility, conductivity, treshold voltage etc.


Thanx in advance...
 

all this can be found from the fab in which your project tape out.

Thanks and best regards
 

Areky_qin said:
all this can be found from the fab in which your project tape out.


Thank you,but what I'm doing is not a CMOS device and It will not be fabricated by a facility, It's a lab project.

regards...
 

I've found a useful file, I'm uploading it, maybe someone else needs such information.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top