Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The gate delay of the gate depends on the digital logic family which it belongs to.
As far as CMOS logic family is cocerned both will have same gate delays.
For other logic families you may refer to "Integrated Electronics" by Millman Halkias.
I agree that the speed depends on the family logic but remember that different gates (e.g. nand & nor) may have different number of transistors thus the speed may be different. plz refer to a book on the internal circuit of gates to see what criteria are involved!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
