Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why NOT gates not used by designers

Status
Not open for further replies.

Sathish

Member level 4
Joined
Jan 6, 2006
Messages
69
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Location
Chennai
Activity points
1,909
hi all,

i came across a question,

WHY 'NOT' GATES WHERE NOT USED BY GOOD DESIGNERS?
is there any specific reason for not using NOT gates in the designs.

regards
sathish
 

Sathish,
Not gates (inverters) are routinely used in discrete logic design. Often the use of Nand or Nor gates precludes the need.
Regards,
Kral
 

Yeah

I agree, besides it is a waste of space to include a integrated circuit of NOT gates and it makes complex the design of the PCB.

Sal
 

It is misconception that designer is not using the inverter .
Even I can say that only inverter is used by the designers to make a good circuit.
See the research in the field of vlsi it is only based on inverter .
 

Not gates also used in some applications..but not an entire chip can be made using not gates..for ex if we are designing a counter to get clock' we use inveter...but main thing is we can design any gate using NAND and NOR gates..ofcourse these r also making use of functionality of not gate...
 

i agree all the above ideas, but i would like to add that the ordinary not gate has propagation delay of 22ns which is very large as compared with nand or and gates which are of 12 ns of maximum . u can check the specifications of the 7404 and any other component at www.alldatasheet.com
i hope this can help u ....
 

Hey Sathish
Well not gates make the most fundamental circuit of any logic family in the sense that all others are derived from it.
The reason for not using not gates is that often designers prefer using the entire design using only one type of universal gate say a nand or nor (this sounds intutively appealing too as why would i waste an entire IC of not gate when Iam anyway going to use a nand gate IC)

@ mr_anderson
In my understanding not gate should have smallest propogation delay.
Did you make sure that the components you used for your study belonged to the same family and manufacturer?

Regards
tronix
 

Sathish said:
hi all,

i came across a question,

WHY 'NOT' GATES WHERE NOT USED BY GOOD DESIGNERS?
is there any specific reason for not using NOT gates in the designs.

regards
sathish

NOt gates are used by good designers when they are required absolutely..

Generally,Q and Q_bar are avalable, so inverter is not required.

placing inverter also depnds on the optimisation os the hardware...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top