Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PCIE interface to ASIC core

Status
Not open for further replies.
E

ericyuan

Member level 1
Joined
Mar 8, 2006
Messages
36
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,441
Are there any other timing issues should be considered? except balance Tx Rx signals.
 

do you mean RC side or endpoint side?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top