smiga
Newbie level 3
Hello,
How can I programme single primitive gates in structure of CPLD or FPGA?
I'm useing MAX+plus II and in that environment it is impossible (if I am not wrong) I can programme only macrocells (LCELL) - propagation delay about few ns.
I'd like to assemble delay line with single gates - propagation delay of one gate about 50-100 ps (maybe less)
thanks in advance for help
Arek
How can I programme single primitive gates in structure of CPLD or FPGA?
I'm useing MAX+plus II and in that environment it is impossible (if I am not wrong) I can programme only macrocells (LCELL) - propagation delay about few ns.
I'd like to assemble delay line with single gates - propagation delay of one gate about 50-100 ps (maybe less)
thanks in advance for help
Arek