Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL explained with circuit

Status
Not open for further replies.

soc

Junior Member level 3
Joined
Oct 9, 2006
Messages
25
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,464
manchester decoder vhdl

Hello all..

Can anyone suggest any book which explains VHDL code writing from given circuits, how does the code creat latch and flip flop and vice versa with lot of good examples with corresponding circuits(FIR filter circuit and code and many more) not just the traditional Flip flops etc.

Thanks a lot..
 

manchester vhdl

this book will give u a general idea...
charles H Roth :digital systems design using VHDL
...here are some more
stephen brown & zvonko vranesic :fundamentals of digital logic with vhdl design...
digital fundamentals using vhdl :floyd
 

vhdl explained

roykyn said:
this book will give u a general idea...
charles H Roth :digital systems design using VHDL
...here are some more
stephen brown & zvonko vranesic :fundamentals of digital logic with vhdl design...
digital fundamentals using vhdl :floyd

Brown's book is good but even it does not have any question on Manchester encoder/decoder design, questions on Ethernet frame sequence detector and so on.Do u know of any book where I can find questions and explanations of the following type:

Example Question:

Design a Manchester Decoder. The Manchester Decoder should be oversampled
with a factor of two and convert the input sequence 01 to the output sequence 00.
The input sequence 10 should be converted to the output sequence 11. In case the
Decoder is out of phase with the incoming signal, it has to recover as fast as possible and take care of the sequences 11- and 00- in an appropriate way.

a) Deduce the Moore FSM for the Manchester Decoder and minimize it.
b) Write VHDL code for the Decoder. (NB! Don’t forget to take care of unused
states)
c) What would be a good state assignment for the FSM? (Hint! Some sequences will
be more probable than others - which ones?).
 

floyd digital vhdl ebook

Hi,
i would like to suggest a good books which every one in the EDA forum would know VHDL programming by example by perry douglas
pls refer to ebook download /upload sections
best regards
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top