Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how cascode transistor reduce the miller capacitance

Status
Not open for further replies.

manissri

Full Member level 5
Joined
Apr 16, 2005
Messages
281
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Activity points
3,279
cascode transistor

how the cascode transistoris use to reduce the effect of miller capacitance and increase the bandwidth,
regards
 

cascode miller effect

the miller capacitance is important cause of the gain of the ordinay CS stage is large so the cap. that result is multiplied by this gain, while in cascode the miller cap. is multiplied by the gain between the gate of the Input pair and the source of the cascode this gain is nearly one (equivelant resistance is one over gm) so u get small cap.
 
  • Like
Reactions: UI_609

    UI_609

    Points: 2
    Helpful Answer Positive Rating
miller capacitance

you can also refer razavi's book chapter 6.5
 

miller cap

From Miller effect , we can get the equavalent cap on the output terminal
is Z/(1-A) , Z=1/SC , A= -Gm*Ro , so , if the Ro is bigger, we get bigger
A, and bigger C .
In the cascode case , the Ro=1/Gm , so the A is small and so is the C .
 

miller effect cascode

The attachment is quoted from "CMOS Analog Circuit Design", and the detailed analysis is described in this book. Pls refer to it.
 

cascode miller

You can try to read this article, Its all about the topic... it will be very useful...

Code:
http://elecdesign.com/Articles/Index.cfm?AD=1&ArticleID=13451&pg=2
 

transistor cascode

If you can reduce w/l ratio of minimum size of transistor m2 then you can reduce the miller cap.
 

reduce miller effect

basically, miller effect is the small g-d capacitance multiplied by the voltage gain at the drain. a high impedance at the drain gives a big miller multiplication. however, looking into a source is a very low impedance so the voltage gain, and consequently the miller effect, is smaller.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top