Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Capture Range in a PLL

Status
Not open for further replies.
qiushidaren

qiushidaren

Full Member level 2
Joined
Mar 21, 2006
Messages
149
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Location
BME??BFE
Activity points
2,426
Hi, what dose Capture Range mean in a PLL? What kind of aspects determine the Capture Range of a PLL?
 

Capture range, ±ωL, is the range of frequencies were if the frequency of the reference signal, Sr, get into it, the PLL will try to acquire lock in at most one period of the natural frequency, Wn.
 

Miguel Gaspar said:
Capture range, ±ωL, is the range of frequencies were if the frequency of the reference signal, Sr, get into it, the PLL will try to acquire lock in at most one period of the natural frequency, Wn.
Click to expand...
hi,
there are 3 main terms to describe a pll's working range as i know, they are
1.Lock-in range (seize range)
frequency range below which the loop can acquire lock without cycle slip;
2.Capture range (pull-in range)
frequency range below which the loop can acquire lock ( after some cycle slips);
3.Hold-in range
frequency range in which the loop can remain lock.(some loop components failed).
ofcourse, different terms also exist.
tell me if i'm wrong.
thanks.
jeff
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top