Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Deep Nwell Isolation for SOC

Status
Not open for further replies.

desperado0729

Newbie level 6
Joined
May 27, 2006
Messages
12
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,283
Activity points
1,348
We are now doing a SOC project for Bluetooth.
Because of a noisy substrate, we use a wide deep nwell trench to isolate RF circuits and digital circuits.

We are wondering if we can put the whole digital circuits on the top of the deep nwell to improve the isolation further. Because the deep nwell is usually connected to VDD, there is going to be a PN diode between deep nwell and pwell. We are concerned that this PN diode may degrade the speed of digital circuits.

Could any experienced guy give us some opinions or instructions about this issue?

Our digital circuits are opearting at 2X~48 MHz.

Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top