elexhobby
Junior Member level 3
Hello,
I am a newbie to VHDL n reading Perry 9th chap.
I encountered the foll code where din and clk are IN ports n dout is OUT port -
SIGNAL q1,q2:BIT;
BEGIN
reg_procROCESS
BEGIN
WAIT UNTIL clk'EVENT and clk = '1';
q1<=din;
q2=q1;
END PROCESS;
dout<=q1 WHEN en='1' ELSE
q2;
Here dout is declared outside the process. I can't see the difference that would take place if the dout statement was written inside the process. I know it has to do with delta delays, but still can't figure out what.
Plz help me. Thanks
I am a newbie to VHDL n reading Perry 9th chap.
I encountered the foll code where din and clk are IN ports n dout is OUT port -
SIGNAL q1,q2:BIT;
BEGIN
reg_procROCESS
BEGIN
WAIT UNTIL clk'EVENT and clk = '1';
q1<=din;
q2=q1;
END PROCESS;
dout<=q1 WHEN en='1' ELSE
q2;
Here dout is declared outside the process. I can't see the difference that would take place if the dout statement was written inside the process. I know it has to do with delta delays, but still can't figure out what.
Plz help me. Thanks