Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Understanding Timing and Placement Constraints for Xilinx FPGA

Status
Not open for further replies.
V

vs21

Junior Member level 3
Joined
Jun 8, 2006
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,450
Hi,

There is too good article regarding Xilinx Constraints. Please refer.

Regards
Viks
 

Re: Xilinx FPGA DESIGN

Thank you and this is a powerponit about Xilinix FPGA
 

Re: Xilinx FPGA DESIGN

**broken link removed**
 

Re: Xilinx FPGA DESIGN

Dainis, thank you for this link.

Telga
 

Re: Xilinx FPGA DESIGN

Hi Thanks for the link.
 

Xilinx FPGA DESIGN

On the xilinx's FTP site there are many usefull documents.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top