Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The peak current and vias number

Status
Not open for further replies.
C

chang830

Full Member level 5
Joined
Feb 11, 2006
Messages
267
Helped
14
Reputation
28
Reaction score
3
Trophy points
1,298
Activity points
3,424
Hi,
I have a question on the vias number and peak current.

I am designing an output inverter to drive cap load. To drive this load, the peak current is high up to ~100mA when trasistion. I found the max static current for the vias of the drain and source region is ~1mA per via. Obviously, I can not put 100 vias to tolerate this 100mA current.Then this instant current will affect the long term reliability of the device?

I know, for the VDD/GND metal width, the width is dertermined by the avarage cuurent in WCS,instead of the peak current. Is it also applicable to the VIAS?

In this case, should I put more fringers to loose the current burden?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top