Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How latch up is reduced ?

Status
Not open for further replies.

gharuda

Member level 3
Joined
May 30, 2006
Messages
67
Helped
12
Reputation
22
Reaction score
5
Trophy points
1,288
Location
Bengaluru
Activity points
1,992
hello,

VDD and VSS can be placed in two ways in layout:

1 outside the the PMOS and NMOS tranistor .

2 vdd and vss can be placed in between the NMOS and PMOS.

IN case case two latch up is reduced , but i could not find any explanation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top