Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
one thing is optimizing the combinational logic in the critical path.. if its not possible using pipelining concept thats...divide the combinational logic using a register in critcal path.if that is also not possible, then
add buffer in the clock data path to 2nd register to meet the setup time..
To fix hold violation..
Insert some buffer in the critical path.. but ensure that that does not affect setup time as combinational logic propagation delay get increased...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.