Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is false path and multi-cycle path?

Status
Not open for further replies.
rakesh_aadhimoolam

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
false path timequest

hello folks...........

What is false path and multi-cycle path?

thanks
 

False path is the path which is not considered during timing simulation. This path is neglected when we try to find the maximum frequency of the design.
Mlticycle paths are paths between registers that intentionally take more than one clock cycle to become stable.
Refer to the following link for more information:
https://www.altera.com/support/software/quartus2/timequest/clock/tq-clock.html
 

Hello,

Search this forum for multicycle path and false path.

Here are some of the links
 

False path is some path which is present in the design but which is not of much significance for timing...or you can say ii is not considered...If you dont declare a path as a false path, STA run will flag the path as violation.

Multi cycle paths are the paths between 2 logics which need more than 1 clock cycle for propagation of data between them..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top