Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the stability problem for current loop in the charger?

Status
Not open for further replies.

huashizng

Newbie level 6
Joined
Oct 19, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
Hi,all . now i am simulating current loop ac stability for the charger. the loop model schematic is listed below. i have two questions about it.

First, according my understanding, the loop gain is A*F= A*10*10. So i should find out phase margin at (A*F)=0db. but leader advise me to detect phase margin at A=0db. Why should i do so? the another 40db gain is also in the current loop. why should i detect phase margin after 40db gain is deleted?

Second. we can see Li battery as a large capacitor(for example, 100F) in series with a resistor. but there is no large capacitor in this battery model. why?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top