Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. Voltage doubler can not output a voltage higher than 2 times VDD.
2. The power efficiency of 4 phase is higher than doubler.
3. The output variation is better for 4 phase.
Thank you for your discussion!
And I have the following questions:
1. the voltage which is higher than 2VDD can be generation if cascade it.
2.why is the power efficiency of four phase charge pump higher than voltage doubler? I think the HV device is needed to used in the four phase charge pump which has big parastic capacitance
You can analyze the transient performance of them, and caculate the charge transfer formula. For the traditional structures, you can find the advantages of four phase.
There are some new designs for doubler which have good performance, but the reverse leakage is difficult to eliminate.
By reverse leackage do you mean reverse recovery time for the diodes/switches? Because if that is the case, without any nice tricks you can't get rid off that
You will need an oscillator that generates 4clock phases. Then with this you will need to make the nonoverlapping clocks for your circuit. Without non overlapping you will reduce the efficiency of your charge pump. You will get cross current for the drivers of the charging caps
Thanks for your discussion and good views !!!
But what are the different conditions at which the four phase charge pump and voltage doubler are choosed to boost voltage?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
