+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Full Member level 5
    Points: 4,088, Level: 15
    Achievements:
    7 years registered

    Join Date
    Feb 2006
    Posts
    268
    Helped
    13 / 13
    Points
    4,088
    Level
    15

    duty cycles for CMOS output

    we are deign a circuit with CMOS which is to convert the LVDS or other small signals to CMOS level. The output stage uses the inverter as buffer. I want to know, in normal, what about the duty cycles of this circuit? It can be limited into 45~55%?

    Hope to share the experience from you.

    Thanks in advance

    •   AltAdvertisement

        
       

  2. #2
    Member level 2
    Points: 2,705, Level: 12

    Join Date
    Sep 2005
    Posts
    48
    Helped
    2 / 2
    Points
    2,705
    Level
    12

    Re: duty cycles for CMOS output

    First check the common mode of the LVDS small signal. If it is Vcc/2 (Vcc is the supply of the inverter, buffer) the PMOS and NMOS should be sized as per their mobility ratios. If the common mode voltage is either towards Vcc or GND size the PMOS and NMOS accordingly.
    You need to make pull up and pull down circuits of equal strengths depending on the trip point (the common mode of the swing of LVDS small signal)

    -Bharat



--[[ ]]--