Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to stay in BYPASS mode during JTAG Programming

Status
Not open for further replies.

brightblade

Junior Member level 1
Joined
Jan 11, 2005
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
İstanbul Turkey
Activity points
128
Hi again....
Here comes my problem. I have FPGAs and PROMs on a pci card. I program them using JTAG. They use same TCK but TMS and TDI inputs are different. How can I give the BYPASS instruction to a device on the board. So that when the TCK comes the device stays unprogrammed. Anybody tell me the input sequence for TDI and TMS??? Thanks for your help...
(I think connecting TDI and TMS inputs to Vdd (logic1) makes the device stay unprogrammed although TCK clock comes. Am I right??)
 

If you hold TMS high for 5 TCK clocks continoulsy it will come to "TEST_RESET" state and it does not matter what you do with your TDI.
Regarding the BYPASS mode. If you look up your documentation it will tell you what needs to be scanned in to the instruction register to make the tap go to bypass mode .
Look up the statemachine explanation given in the ieee standard you'll understand else mail back with specific queries :)
 

BYPASS and reset are almost same to me at this point. Because in both of them my PROM stays unprogrammed. Thanks for your help. I also looked up the BYPASS mode instruction and I think it is complicated than just shifting ones from both inputs...:D Thanks for the help anyway

Added after 56 minutes:

Here is another question... it can be a silly one:D
There is a JTAG chain of xilinx PROMs on my PCB. I'm going to program these via JTAG. I will give the TCK TMS and TDI inputs properly. But how will I know the configuration is competed succesfully. Is there something for PROMs indicating successfull programming (maybe TDO any ideas) .
(for example in the same situation for FPGAs I look to the DONE pin if DONE is 1 then I understand that configuration successfull. But in PROM case there is no DONE pin.)
 

NO! :( Jtag is just a 5 pin interface (trst, tdi, tms, tdo,tck) . You will not come to know anything ! What I would do if I where you was this. Scan-in the data you want to send twice (whole vector not bit by bit) . Let me try explaining by example, Suppose I want to scanin 8'b01011011 . First configure the instruction register to choose the right scan chain. then scanin 8'b01011011, now the value will be written to the scan register . If you wish to see if the data was properly written then you can repeat scanin 8'b01011011 . and see what comes out of TDO the pattern should be same8'b01011011 (the data that was first scanned in). But I don't know why you would do such a excercise everytime . May be at the most you could do it a couple of times to make sure that your scanin and scanout procedures are proper once this is established then don't do this excercise anymore. Hope this helps :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top