Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

REGARDING memory aceesing in combination always block

Status
Not open for further replies.

samuel_raja_77

Junior Member level 2
Joined
Apr 8, 2006
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,458
1.is it possible to asses memory in an combinational always block like this
always@( a or b or c or d)
begin
addr=a+1;
if( r[addr] == 0)
begin
e=a-3;
end
end
2.in this always block the sensitive list doesnot contain the addr which will be generated in the always block only
3.is it right way of coding for an fpga design
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top