Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'll give you a hint and you figure out what you should do ok. Look at your sampling frequency i.e. your timer interrupt. Pretty obvious from here, isn't it?
can you be a bit more specific....
If it is a real design, also the clk freq. can be suitably adjusted....may not be applicable always. You can also look for retiming....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
