Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need info about digital match filter and VHDL/Verilog code for it

Status
Not open for further replies.
S

sharda1

Junior Member level 2
Joined
Apr 13, 2006
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
hi..

all i m doing project in acquisition amd trackingin in CDMA i need information
about digital match filter & vhdl/verilog code for this if any one can pls i m very thankful to him.
 

Re: digital match filter

Try Sergio Verdu, "Multiuser Detection" Book, it is a simple idea, just despread the signal and calculate the crosscorrelation between users, then fed the result to threshould device to deside wither the bit is +1 or -1.
Nidhal
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top