test_out
Advanced Member level 4
How can I solve this?
When I run the testbench file by ModelSim I got this error:
# ** Error: E:/Mem Control/testbench/test_lib.v(82): near "always": expecting: LIBRARY CONFIG
at this code line:
always @(posedge clk)
if(wb_cyc_i) cyc_cnt = cyc_cnt + 1;
How can I solve this?
When I run the testbench file by ModelSim I got this error:
# ** Error: E:/Mem Control/testbench/test_lib.v(82): near "always": expecting: LIBRARY CONFIG
at this code line:
always @(posedge clk)
if(wb_cyc_i) cyc_cnt = cyc_cnt + 1;
How can I solve this?