Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the steps to design a circuit using Verilog?

Status
Not open for further replies.
T

test_out

Advanced Member level 4
Joined
Feb 10, 2006
Messages
103
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
1,959
Verilog design!

What are the steps to design circuit using verilog to have the final result!

thanks
 

Re: Verilog design!

There are different ways to model a digital circuit in Verilog as gatelavel modelling, behavioral modelling, dataflow modelling, structural modelling. Based on your requrement, features and complexity, you have to decide your design modelling.
 

Verilog design!

it is relative with which implements u take:fpga or asic
 

Re: Verilog design!

algorithm-->architecture--->coding---->simulation---->verification--->synthesis
 

Verilog design!

you can try the FPGA tool ie. Xilinx or Altera.
that will help you to know those setps.
 

Re: Verilog design!

u can start learning verilog by doing simple examples then moving to more complex ones...HDL chip design by Smith is a good book to begin,,,,it also has parts on VHDL guiding you through different design stages:D
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top