Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys Primetime constraints issue

Status
Not open for further replies.
F

fv

Newbie level 1
Joined
Mar 16, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
prime time constraints

Hi Group,
I am a new user of Synopsys Primetime. I have a verilog design, on
which timing analysis is to be done. Now I am not aware of the maximum
register to register delay and so I do not understand as to what kind
of clock constraint should I apply. Can primetime analyse the design
and use a default clock or such if I dont give it one.


Thanks,
Fazela
 

In order to do the static timing analysis(STA), clock definition is the minimum requirement.
Because in PrimeTime, most timing constraints are related to clock.
------------------------------------------------------------------------------------

So, you have to apply the following timing constraint to PT at least,
pt_shell> create_clock -name <clock name> -period <in ns> <clock port/pin>

Give the desired clock period for checking the timing of the netlist.

Then you can run
pt_shell> report_timing
to see the result.
------------------------------------------------------------------------------------
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top