Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

to prevent parasitic channel form

Status
Not open for further replies.
0

020170

Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
I have a question while read "the art of analog layout" by written Hastings.

in CHAP 4, 138p, I saw this method to prevent parasitic p channel form in p MOSfet

author present the method figure B.

in my opinion, however, parasitic P channel become large through method B,

because there is too close distance between P+ diffusions

So I thought that the way of prevent parasitic P channel in Fig A is better than one

in Fig B, because the distance is too far between P+ diffusions

How about your thought?

thanks
 

of course B is better.
there is no channel in B. In fact, it is short by the well.
do you notice the path between the gate and well?
 

That is right! The channel is formed between psub and p+. The MOS device which connect psub and p+ together is the so called fieldoxide PMOS. If the gate voltage is negative enough it create short or leakage of the NWELL. In most processes the threshold voltage of the field oxide MOS is lower than the maximum allowed gate voltage of the other devices. But long before it create subthreshold current. That is the reason for that rule.
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top