Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock, sampling accuracy and jitter

Status
Not open for further replies.
S

svensl

Full Member level 1
Joined
Mar 25, 2005
Messages
99
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
2,202
My question is regarding the accuracy of timing (clocking) in digital circuits considering non-idealities such as jitter. For example, I want to sample the digital out of a circuit at precicely every sampling instant Ts. To what accuracy (speed) can I do that, or how fast can I run my clock before I run into difficulties.

Thanks,
 

it is specified in datasheet of any digital logic (ICs).
these paramete include setup time, hold time, rise time, fall time, clock high & low time.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top