Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
to generate serveral phase of clock on a certain frequency is simple,
but how can i get the clocks in wide frequency?
even the jitter noise is not important.
thanks, but still i'm confusing
for DLL and PLL it cost to much both complexity and power,
even for phase interpolator, can it always work under even wider frequency for example 25Mhz to 300Mhz? I quite doubt about it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
