Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the disadvantages of CMOS?

Status
Not open for further replies.
R

Resistance

Member level 4
Joined
Dec 24, 2005
Messages
74
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
2,034
CMOS ???????

Hi friends,

Can we discuss all the possible disadvantages of CMOS...

This may help us in appreciating it more and ..

regards..
 

Re: CMOS ???????

hi
CMOS has a large lumped capacitance in it.so,it has the highest propagation delay among the logic families.
 

Re: CMOS ???????

hi ,now CMOS have many fualts ,but woe must do
 

Re: CMOS ???????

most of design, for now, employ CMOS, even analog design.
 

CMOS ???????

Advantages: high density, low power, standard processing, ease of fabrication

Dis-advantages: high propagation delays, low noise margins
 

Re: CMOS ???????

hi
what do u mean by saying that cmos has lowest noise margin??to the best of my knowledge,it has good noise margin when compared to other families like --TTL ...but,i certainly accept that ECL is best when compared to noise..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top