Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

generate high freq. clock from a low freq. crystal

Status
Not open for further replies.

wuliao

Newbie level 4
Joined
Oct 17, 2005
Messages
6
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,329
Hi,

I need a circuit to generate 250MHz to 350MHz clock using a low freq. crystal (under 50MHz). The high freq. clock needs to have phase jitter < 10ps.
Are there good PLL or circuit for it?
 

HI,
For the requirement of jitter <10ps, I think PLL should be the best option. What kind of VCO are you looking at?
 

Hello,
PLL is good option.u r working with very small frequencies, so getting of less jitter is not a difficult task.

Regards
Raj
 

Ring Oscillator VCO design should be sufficient for your application. Of course, a fully differential structure should improve the jitter performance.
 

yes there are - look into ICSt.com into their PLL portfolio.
Issue is that cheap devices are running xtals upto 27MHz so they do not use the overtone.
But if you have 25MHz xtal and multiply it by 10 you got what you need and 10ps should be feasible.
If you promise big volumes I will make one for you!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top