moisiad
Member level 4
Hi all
I have designed the sample&hold stage of a 8bit pipeline ADC, which exhibits a very good behaviour. However in the case where i cascade several stages to realise the ADC, the output of each stage is getting very bad (large spikes, no correct values in some cases).
I suppose that is due charges that passes from one stage to another, as there is no any buffer between the stages.
Have every of you noticed such a problem? Do you have something to propose?
Thanks
I have designed the sample&hold stage of a 8bit pipeline ADC, which exhibits a very good behaviour. However in the case where i cascade several stages to realise the ADC, the output of each stage is getting very bad (large spikes, no correct values in some cases).
I suppose that is due charges that passes from one stage to another, as there is no any buffer between the stages.
Have every of you noticed such a problem? Do you have something to propose?
Thanks