Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to import a verilog netlist in schematic

Status
Not open for further replies.
M

moisiad

Member level 4
Joined
Mar 31, 2004
Messages
71
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
GREECE
Activity points
719
verilog netlist to schematic

Hi
I am using AMS simulator from Cadence Enviroment.
My problem is that i have a verilog netlist and i want to make a symbol from it ,in order to import it in my schematic. How can i do this?

thanks
 

import verilog to schematic

file-import-verilog
 

first, u set a function with the net
second, u save and quit it, the system will remind u set the symbol.
 

if you use Cadence composer

1. select verilog-in
2. select "symbol" for your gate netlist

then you will get synthesis gate level netlist
but verilog-in circuit is complex for me ..
trace synthesis gate netlist circuit is difficult
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top