Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Differences between SPEF and SDF which are used in static timing analysis

Status
Not open for further replies.

dcreddy1980

Full Member level 5
Joined
Dec 3, 2004
Messages
241
Helped
46
Reputation
92
Reaction score
21
Trophy points
1,298
Location
Munich, Germany
Activity points
1,532
Could any one explain me in detail about the differences between SPEF and SDF which are used in static timing analysis..??

Any good article explained with a design would also be fine.
 

spef format

Hi Reddy,

SPEF Stands for Standard Parasitic Extraction Format.

SPEF file is generated by parasitic extractors like CALIBRE XRC.SPEF is fed to STA tool to do post layout Static Timing Analysis.

SDF stands for Standard Delay Format

SDF is widely used for transferring the Delay information between tools.Normally SDF is used in Pre Layout Static Timing Analysis.

Regards
 

spef file format

Hi,

SPEF file describes spice netlist and RC infromation.
After running LVS(LVS correctly), you can generate SPEF file from RC extraction tool(Xcalibre,Calibre-XRC--Mentor Star-RCXT--synopsys) or APR tool.

As for SDF file, it describes cell delay(from synthesis library) and interconnect delay(from SPEF file).
You can generate it from APR tool and PrimeTime(STA analysis tool).
If you want to get accuracy SDF file to do STA analysis.
I recommend you can use rc extraction tool to generate SPEF file and load into PrimeTime to generate SDF file to do STA analysis.

Best Regards,
Chyau
 

spef sdf

SPEF is for physical layout,
SDF is mostly for front end.
 

spf spef

SDF consists cell delays & interconnect delays. at synthesis level this file is used for timing analysis. that interconnect delays are only an estimation. its not the real & exact interconnect delays. after compleate place & route only we can get the exact interconnect delays.

after P&R, parasitic & interconnect delays are extracted using tools, that info is SPEF file. this file will be fedback to static timing analysis tools to do timing analysis on filnal p&r netlist.

Added after 20 seconds:


SDF consists cell delays & interconnect delays. at synthesis level this file is used for timing analysis. that interconnect delays are only an estimation. its not the real & exact interconnect delays. after compleate place & route only we can get the exact interconnect delays.

after P&R, parasitic & interconnect delays are extracted using tools, that info is SPEF file. this file will be fedback to static timing analysis tools to do timing analysis on filnal p&r netlist.
 

spef extraction

- spef contains RC values; these RCs are annotated in the STA tool [like PT] and delay calculated.
- sdf already contains the calculated delays; so the STA tool simply has to compute the path delays.
 

.spef file

Hi,
You can also use the SPEF to generate a SDF (with Primetime) and
then use this SDF for post layout simulation
 

sdf synopsys

SPEF includes resistance and capacitance parasitics.
SPEF also has a syntax that allows the modeling of capacitance between different nets, so it is used by the PrimeTime SI (crosstalk) and PrimeTime.

Sdf contains the calculated delays,it do not contain any information about capacitance or transition times.so it is only used by the PrimeTime.
 

what is spef file

chyau said:
Hi,

SPEF file describes spice netlist and RC infromation.
After running LVS(LVS correctly), you can generate SPEF file from RC extraction tool(Xcalibre,Calibre-XRC--Mentor Star-RCXT--synopsys) or APR tool.

As for SDF file, it describes cell delay(from synthesis library) and interconnect delay(from SPEF file).
You can generate it from APR tool and PrimeTime(STA analysis tool).
If you want to get accuracy SDF file to do STA analysis.
I recommend you can use rc extraction tool to generate SPEF file and load into PrimeTime to generate SDF file to do STA analysis.

Best Regards,
Chyau

Do you mean to generate a new SDF file? Then when the input SDF file is generated? By DC in synthesis process?
 

primetime sdf

You should generate spef (spf) file first after apr, then you can generate sdf file with this spef file by primetime or other tools.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top