Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have heard different people use these terms differently. Some people say a test vector is a single test cycle, and a test pattern is a collection of test vectors, but I have heard others that use test pattern and test vector as if they were the same.
One a tester, you would see 'a vector number' in a test file, so I guess tester people will tell you that a test vector is a single test cycle.
When there is an ambiguity, I usually use 'single vector' or 'test vector set' instead of vector or pattern.
Hi ,
what i think is test vector is what we feed in to test which is subset of test pattern,
test pattern also contains expected output for that test vector
test pattern is used in the test field, such test engineer, test machine or the post enginner, It was from the old GDSII time.
Test vector is popped in the verification area. It was rpovide by the verification enginner.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
