Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Multiplexed flip-flop scan styles specifies that internal clocks driven by multiplexer (or multiple input gate) output pins are to be treated as separate clocks for the purpose of architecting scan chains. The -internal_clocks option is used by both command - set_scan_configuration and create_test_clock.
set_scan_configuration -internal_clocks true means insert_dft will treat any internal clocks in the design as separate clocks for the purpose of architecting scan chains
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
