Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to reduce setup violation and hold violation in a clock design?

Status
Not open for further replies.

sandysuhy

Member level 2
Joined
May 5, 2005
Messages
43
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,679
Hi everyone

Is there any examples regarding clock designing and how to reduce setup violation and hold violation
regards
sandeep.
 

Re: clock

hi,
it's all about your design and your design experience.
 

Re: clock

it's up to your needs.

best regards




sandysuhy said:
Hi everyone

Is there any examples regarding clock designing and how to reduce setup violation and hold violation
regards
sandeep.
 

Re: clock

hi ,just go through this doc ,all ur doubts regarding setup and hold time will be cleared.

regards
amarnath
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top