Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design large inverter with large capacitive load?

Status
Not open for further replies.
L

legend

Junior Member level 1
Joined
Jan 17, 2004
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
165
Hi,guys, can you tell how to design large size output drivers(inverter) with large capacitive loads,with low on resistance(30 ohm). How to design layout in order to avoid latch up?
 

Re: How to design large inverter with large capacitive load

Large capacitive load for the inverter is a short circuit condition. This means that you have to work in this condition , have a short circuit protection and go slowly with the long ramps. You can change your output voltage to a proportion of the energy which your IGBT or output stage can support ( measure the desaturation on the IGBT ) and react to a short circuit condition within 4uS).
Greetings
Dragan
 

based on the loading, you need to use multi-stages to drive the next stage.

it should use the general inverter design methodology.

BTW: how big your capacitive loading is?
 

Re: How to design large inverter with large capacitive load

legend said:
Hi,guys, can you tell how to design large size output drivers(inverter) with large capacitive loads,with low on resistance(30 ohm). How to design layout in order to avoid latch up?
Click to expand...
what's ur output swing? and what's ur application ?
if ur output is CMOS, (0 , 5V) then, 30 ohm is not a big deal in power electroics, cause ur current surge is only 5/30=166mA .
but if ur application is not for power electronics, u should take care the shoot-through whenever PMOS & NMOS turn on at the same time. and use multi-bonds for that pad to reduce the ground bounce.
 

Re: How to design large inverter with large capacitive load

place the pad to separated the PMOS from the NMOS,
 

Re: How to design large inverter with large capacitive load

Hi, zhdwx, Do you have some papers about large load cap inverter? thank you in advance.

Added after 4 minutes:

Hi, guys., the output swing of Inverter is 0V~5V, load cap=1nf, on resistance =30 ohm. Inverter is used to drive extrenal mosfet.
 

Re: How to design large inverter with large capacitive load

use buffers
 

1. First, avoid pmos and nmos turn on at same time, that will waste lots of power.
2. Seperate PMOs and NMos by about 15~20um.
3. Insert double guide line around PMOs or NMmos.
 

Re: How to design large inverter with large capacitive load

legend said:
Hi,guys, can you tell how to design large size output drivers(inverter) with large capacitive loads,with low on resistance(30 ohm). How to design layout in order to avoid latch up?
Click to expand...


you can use several stage cascaded inverter to design a large size output

drivers, for detail, please reference <digital circuit perspective> berkeley.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top