Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SAR ADC converter analog problem

Status
Not open for further replies.
Y

yefj

Advanced Member level 4
Joined
Sep 12, 2019
Messages
1,177
Helped
1
Reputation
2
Reaction score
3
Trophy points
38
Activity points
7,079
Hello , In the SAR ADC converter shown bellow, there is a basic logical problem.
Because we are comparing DC voltage to DC voltage in the proccess shown Bellow.
Thae comperator (which is implemented as OPAMP) has GND connected to it.All the calculations we assume a virtual ground.
But there is a contadiction because if we compare DC voltages then we have BIAS voltages on the input of the OPAMP.
a virtual ground exists if we have AC signal which is not the case in SAR ADC.
Where did i go wrong?
Thanks.

8.JPG
 
Last edited by a moderator:

"virtual ground" is a descriptive term explaining the operation of an OP in inverted configuration where negative feedback zeros the input voltage. It's inappropriate for a comparator circuit that doesn't involve negative feedback.
 

    Y

    yefj

    Points: 2
    Helpful Answer Positive Rating
The SAR ADC is also a feedback circuit and thus it tries to make a virtual short between the two inputs of the comparator. It doesn't really matter that in the diagram you've connected the inverting input to ground. You may as well consider it some fixed voltage, say VDD/2 or Vrefm if your comparator is supplied by by VDD and 0. Remember that not only is the comparator input connected to that voltage, but also is the upper side of the CapDAC connected to it during sampling, so you sample the input with respect to that voltage. Of course, you will need to connect the switches to that Vrefm or VDD/2 as well, so everything is consistent.
 

Yes, the SAR logic is proving negative feedback, but discontinous and only during the approximation phase. There's a similarity with OP feedback operation, but it's not the same.
 

Well, it is not an opamp operation but it is a feedback system and as such it drives the loop to bring the error at the inouts of the comparator to 0. That's why at the end of the conversion the CDAC is within 1/2 LSB of the grounded input of the comparator in this specific configuration.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top