Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence RCX extraction error

Status
Not open for further replies.

ahdzlqkdzl

Newbie
Joined
Jan 7, 2020
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
82
Hi guys.
I'm using cadence virtuoso for the TSMC 28nm manufacture.

and there weren't problem until I finished DRC and LVS test. but when I tried PEX, I faced over 150 warnings and couldn't extract any resistance or capacitance,

these are my error pictures. and some of them are usual warnings I've had before( I didn't have any problem to PEX when I used 65nm manufacture).

if you guys had same problem with me or there are someone who knows helpful advice, please give me.

I really appreciate for your reading ! error1.pngerror2.pngerror3.png
 

You have wrong layer map definition. Ensure configuration for process and metal stack. There might be also some magic steps needed, mentioned in PDK documentation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top