Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC rules for Double Pattern Test

Status
Not open for further replies.

aditya1579

Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,624
Hi All,

Can anyone list out a few DRC rules specially formulated for double patterning in lower tech nodes like 7nm etc ?

Thanks,
Aditya
 


As you know, foundry use 2 masks successively to make one layer on chip, so each metal will have 'perfect direction', same masks with large space compared with different masks with small space, of course some
forbidden space and width.
For more details, you can check foundry design rules.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top