Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Who writes the test cases in IC design?

Status
Not open for further replies.

floppy32

Member level 1
Joined
Dec 5, 2019
Messages
40
Helped
0
Reputation
0
Reaction score
2
Trophy points
8
Activity points
363
I guess test case means a particular test which has defines the certain inputs and expected outputs?

Can you define test case more properly for a novice?
And I'm also wondering who writes the test cases for ICs? Verification engineers or test engineers?
 
I guess test case means a particular test which has defines the certain inputs and expected outputs?
that is correct
however, most things need several test cases to check functionality
programmable devices need a LOT of test cases
it is also unlikely that one can test every possibility in a big programmable device.

Can you define test case more properly for a novice?
And I'm also wondering who writes the test cases for ICs? Verification engineers or test engineers?

i think you defined it sufficiently well
as for who writes the test cases, verification and test have to work together
there may not specific people assigned these tasks, both of which need to start when the project starts

testing is more demanding than designing
 

Hi,

Maybe you can get some clue by reading a datasheet of a comparable IC.
It tells you the test conditions, maybe even a test circuit ... and the limits.

Klaus
 

The designer would / should have "tested" the design to
all of the datasheet electrical performance table line items.
This would / should populate a test requirements document
in an orderly product development flow. The TE would
develop the test platform implementation (and perhaps
supplemental resources, like bench jigs and support) with
the DE as a resource and the PE (product engineer) as the
"customer" (saying when complete and credible, etc.).

Over-the-transom verification and test development does
not often work well. The test engineer only knows what
to apply and expect, when someone or something tells
them. And chip designers may be insulated from "big
iron" tester, harness, load board practicalities requiring
some thought about methods, different than as-simulated.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top