+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Member level 3
    Points: 589, Level: 5

    Join Date
    Feb 2019
    Posts
    64
    Helped
    0 / 0
    Points
    589
    Level
    5

    Implementation error (ERROR: Place: 1500) on ISE 14.5

    Greetings ... comment that a couple of days ago I have been adapting a project made in Vivado 2017.3 (Virtex-7) to ISE 14.5 because I need to work with a Virtex-5 device (xc5vlx155t-3ff1136), after making some changes, about All generate new IPs compatible with Virtex-5, I have successfully simulated and synthesized this new project. Now the problem that I am having is with the implementation since I get the following errors shown in the attached image.

    Click image for larger version. 

Name:	error_implement.PNG 
Views:	7 
Size:	108.9 KB 
ID:	159440

    Someone who can help me with this problem please.

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 38,675, Level: 48
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,983
    Helped
    2063 / 2063
    Points
    38,675
    Level
    48

    Re: Implementation error (ERROR: Place: 1500) on ISE 14.5

    This looks like your design has more IO than the device has pins available. To fix this you need to work out what you can disconnect from the IO and/or remove from the design.



    •   AltAdvertisement

        
       

  3. #3
    Super Moderator
    Points: 32,539, Level: 44
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    7,527
    Helped
    1764 / 1764
    Points
    32,539
    Level
    44

    Re: Implementation error (ERROR: Place: 1500) on ISE 14.5

    The errors mention RPM (Relative Place Macro or something like that). That means there are constraints on the placement of the I/O cells relative to other cells in the design. These are either from cores you created that have specific placement constraints or you ported some constraints from the old deign that don't apply correctly to the new design.

    I would first try removing all constraints from the design and see if it's even possible to place and route the design in the part. Then start adding the constraints back in.

    The errors you are seeing don't indicate there are too many I/O in the design, which would normally just report something like I/O can't be placed as there isn't an I/O available.



    •   AltAdvertisement

        
       

  4. #4
    Member level 3
    Points: 589, Level: 5

    Join Date
    Feb 2019
    Posts
    64
    Helped
    0 / 0
    Points
    589
    Level
    5

    Re: Implementation error (ERROR: Place: 1500) on ISE 14.5

    Thanks for your help TrickyDicky and ads-ee ... everything definitely indicates that the problem is because the constraints file (ucf) is missing. At this moment I need to generate one for this new design and the truth is I am something new in ISE, what information do I need to be able to create a UCF file? where can i find an example?



  5. #5
    Advanced Member level 4
    Points: 8,973, Level: 22
    Achievements:
    7 years registered Created Blog entry
    dpaul's Avatar
    Join Date
    Jan 2008
    Location
    Germany
    Posts
    1,344
    Helped
    288 / 288
    Points
    8,973
    Level
    22
    Blog Entries
    1

    Re: Implementation error (ERROR: Place: 1500) on ISE 14.5

    FPGA enthusiast!



--[[ ]]--