Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Voltage drop advantage question

Status
Not open for further replies.

yefj

Advanced Member level 4
Joined
Sep 12, 2019
Messages
1,126
Helped
1
Reputation
2
Reaction score
3
Trophy points
38
Activity points
6,745
Hello,one advantage of using in differential pair mosfet load instead of ressistive load because in DC we get a small voltage drop and i AC we get a large rout
but as you can see in the formula bellow,rds and rout is the same.
so where os the advantage?
Thanks

5.jpg
 

Your schematic labels equal DC voltage in the input signals, therefore DC portion is common-mode and is cancelled (rejected) by the differential detector. So only the AC is amplified.
 

I am asking regarding the voltage drop in DC of the top load transistors.
Why in DC we have lower ressistance then ac?
Thanks.
 

I am asking regarding the voltage drop in DC of the top load transistors.
Why in DC we have lower ressistance then ac?
Thanks.

The dynamic (differential) output resistance ro of a transistor is the inverse slope of the (relatively flat) output curves ID=f(VDS). Hence, this value is relatively large.
In contrast, the DC resistance (determined by the corresponding DC operational point) is the inverse slope of the pointer between the origin and the operational point.
It is obvious that this slope is much larger - hence the corresponding DC resistance Rce is much lower .<ro)<ro).< html=""></ro)<ro).<>
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top